Radeon Instinct MI50
AMD · GCN 5.0
Discontinued
Specs verified: between 11 Oct 2026, 09:06 UTC and 11 Oct 2026, 10:22 UTC
Specifications
- Vendor
- AMD
Source
- Retrieved
- Last verified
- Verification
- Verified
- Architecture
- GCN 5.0
Source
- Retrieved
- Last verified
- Verification
- Verified
- Die
- Vega 20
Source
- Retrieved
- Last verified
- Verification
- Verified
- Process
- TSMC N7
Source
- Retrieved
- Last verified
- Verification
- Verified
- Shader cores
- 3,840
Source
- Retrieved
- Last verified
- Verification
- Verified
- Tensor cores
- None
- RT cores
- None
- Memory bus
- 4,096-bit
Source
- Retrieved
- Last verified
- Verification
- Verified
- Max VRAM
- 32 GB
Source
- Retrieved
- Last verified
- Verification
- Verified
- Reference boost clock
- 1,725 MHz
Source
- Retrieved
- Last verified
- Verification
- Verified
- Reference TDP
- 300 W
Source
- Retrieved
- Last verified
- Verification
- Verified
- Host interface
- PCIe 4.0 x16
Source
- Retrieved
- Last verified
- Verification
- Verified
- Launch MSRP
- No public MSRP
- Launch date
- 18 Nov 2018
Source
- Retrieved
- Last verified
- Verification
- Verified
- Segment
- Data center
Source
- Retrieved
- Last verified
- Verification
- Verified
- PCI IDs
- 1002:66a1
Source
- Retrieved
- Last verified
- Verification
- Verified
- Status
- Discontinued on 14 Nov 2023
Source
- Retrieved
- Last verified
- Verification
- Verified
Performance
- Memory bandwidth
- 1,024 GB/s
Source
- Retrieved
- Last verified
- Verification
- Verified
- FP32 compute
- 13.25 TFLOPS
Source
- Retrieved
- Last verified
- Verification
- Verified
- FP16 compute
- 26.5 TFLOPS
Source
- Retrieved
- Last verified
- Verification
- Verified
- BF16 compute
- Not supported
- FP8 compute
- Not supported
- FP4 compute
- Not supported
- INT8 compute
- 53 TOPS
Source
- Retrieved
- Last verified
- Verification
- Verified
Boards built on this chip
No boards recorded for this chip.
Benchmarks
No benchmark results recorded.
Sources
- amd.com (external site) · verified
- Vendor
- Shader cores
- Memory bus
- Max VRAM
- Reference boost clock
- Reference TDP
- Host interface
- Launch date
- Segment
- FP16 compute
- INT8 compute
- en.wikipedia.org (external site) · verified
- Architecture
- Process
- Memory bandwidth
- FP32 compute
- raw.githubusercontent.com (external site) · verified
- Die
- gitlab.freedesktop.org (external site) · verified
- PCI IDs
- hwcooling.net (external site) · verified
- Status